In re: Shin-Ae Lee et al. Serial No.: 10/683,782

Filing Date: October 10, 2003

Page 2

## In the Claims:

- 1. (Cancelled)
- 2. (Currently Amended) The MOS transistor of Claim <u>6.</u>[[1,]] further comprising an insulating gate spacer covering the first and second sidewalls of the <u>silicon column portion of the inverted T-shaped</u> gate electrode, wherein the second lightly-doped drain region and the second lightly-doped source region are under bottom portions of the insulating gate spacer.
- 3. (Original) The MOS transistor of Claim 2, wherein the heavily doped drain region is adjacent a first outer sidewall of the insulating gate spacer and wherein the heavily doped source region is adjacent a second outer sidewall of the insulating gate spacer.
- 4. (Currently Amended) The MOS transistor of Claim 2, wherein a bottom surface of the insulating gate spacer is on a-the curing thermal oxide layer.
  - 5. (Cancelled).
  - 6. (Currently Amended) A MOS transistor comprising:

an inverted T-shaped gate electrode on a substrate, the inverted T-shaped gate electrode comprising a silicon base portion and a silicon column portion extending from the base portion, the silicon base portion and the silicon column portion doped with a same dopant material, the silicon base portion of the inverted T-shaped gate electrode including a first lateral protrusion extending laterally beyond a first sidewall of the silicon column portion of the inverted T-shaped gate electrode and a second lateral protrusion extending laterally beyond a second sidewall of the silicon column portion of the inverted T-shaped gate electrode;

a drain region in the substrate comprising a first lightly-doped drain region under the first lateral protrusion, a second lightly-doped drain region that is deeper than the first lightly-doped drain region adjacent the first lightly-doped drain region, and a heavily-doped drain region adjacent to the second lightly-doped drain region;

In re: Shin-Ae Lee et al. Serial No.: 10/683,782

Filing Date: October 10, 2003

Page 3

a source region in the substrate comprising a first lightly-doped source region under the second lateral protrusion, a second lightly-doped source region that is deeper than the first lightly-doped source region adjacent the first lightly-doped source region, and a heavily-doped source region adjacent to the second lightly-doped source region;

a gate dielectric layer interposed between the inverted T-shaped gate electrode and the substrate; and

The MOS transistor of Claim 5, further comprising a curing thermal oxide layer on the <u>first and second</u> sidewalls of the <u>silicon column portion of the inverted T-shaped gate</u> electrode, the first and second sidewalls of the gate dielectric, the second lightly-doped drain region and the second lightly-doped source region,

wherein a first sidewall of the gate dielectric is aligned with a sidewall of the first lateral protrusion of the inverted T-shaped gate electrode and wherein a second sidewall of the gate dielectric is aligned with a sidewall of the second lateral protrusion of the inverted T-shaped gate electrode.

- 7. (Currently Amended) The MOS transistor of Claim 6, wherein the further comprising an insulating gate spacer is on the curing thermal oxide layer.
- 8. (Original) The MOS transistor of Claim 7, further comprising a spacer etch stop layer interposed between the insulating gate spacer and the curing thermal oxide layer.
- 9. (Currently Amended) The MOS transistor of Claim <u>6.[[1,]]</u> wherein the sidewalls of the first and second lateral protrusions are vertically profiled.
- 10. (Withdrawn—Currently Amended) The MOS transistor of Claim <u>6.[[1,]]</u> wherein the sidewalls of the first and second lateral protrusions are sloped at positive angles.
- 11. (Withdrawn—Currently Amended) The MOS transistor of elaim 1 Claim 6, wherein the sidewalls of the first and second lateral protrusions are sloped at negative angles.

In re: Shin-Ae Lee et al. Serial No.: 10/683,782

Filing Date: October 10, 2003

Page 4

12. (Currently Amended) The MOS transistor of <u>Claim 6</u>, <u>elaim-1</u>-further comprising a metal silicide layer on the <u>an</u> upper surface of the <u>inverted T-shaped</u> gate electrode, the <u>an</u> <u>upper surface</u> of the heavily-doped drain region and <u>the-an upper surface</u> of the heavily-doped source region.

## 13-53. (Cancelled)

- 54. (Currently Amended) The MOS transistor of Claim <u>6.[[5,]]</u> wherein the <u>a</u> depth of the second lightly-doped drain region is about the same as the <u>a</u> combined depth of the first lightly-doped drain region, the gate dielectric layer and the <u>silicon</u> base portion of the inverted T-shaped gate electrode.
- 55. (Currently Amended) The MOS transistor of Claim <u>6.[[1,]]</u> wherein the <u>silicon</u> base portion and the <u>silicon</u> column portion of the <u>inverted T-shaped gate</u> electrode are not selectively etchable.
- 56. (New) The MOS transistor of Claim 8, wherein the spacer etch stop layer has etch selectivity with respect to the insulating gate spacer.